CMOS Logic and Current Mode Logic

ثبت نشده
چکیده

This chapter describes basic logic circuits. This can be seen as largely background material for applications in later chapters in the design of dividers and phase detectors in frequency synthesizers. The types of logic discussed will be CMOS rail-to-rail logic, CMOS current mode logic (CML), bipolar CML, and bipolar emitter coupled logic (ECL). Note that CML is a general term and applies to both bipolar and CMOS; however, with metal oxide semiconductor (MOS) transistors, it is often called MOS current mode logic (MCML). ECL is the name often given to bipolar CML that has emitter followers as the output stage transistors. At low frequencies, CMOS rail-to-rail is preferred for its simplicity and low static power dissipation, while, at higher frequencies, CML or ECL is used, as they can operate faster with lower power because of the reduced output swing. As shown in Figure 5.1, when it is not switching, CMOS rail-to-rail logic does not consume any current, while CML does. CMOS rail-to-rail logic consumes current only during transitions, and its power consumption is proportional to the operation frequency. CML bias current must rise as the speed of switching increases, just as CMOS rail-to-rail logic does, but it does so at a slower rate. Thus, above some frequency, CML becomes a lower-power solution. CMOS rail-to-rail logic is differential and, therefore, has good power-supply rejection, which is preferred in many synthesizer applications. Various types of logic and some important design trade-offs are summarized in Table 5.1.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

CMOS Current Mode Logic Gates for High-Speed Applications

This paper presents results of a design that uses CMOS current mode logic that can be used to implement the high precision, speed critical elements of the mixed-signal systems. The design is based upon the 0.25-μm CMOS TSMC process. The propagation delays of the new current mode logic are compared to those of equivalent gates implemented in conventional CMOS logic. The results show a propagatio...

متن کامل

High Speed Full Swing Current Mode BiCMOS Logical Operators

In this paper the design of a new high-speed current mode BiCMOS logic circuits isproposed. By altering the threshold detector circuit of the conventional current mode logic circuitsand applying the multiple value logic (MVL) approach the number of transistors in basic logicoperators are significantly reduced and hence a reduction of chip area and power dissipation as wellas an increase in spee...

متن کامل

Performance Estimate for High-speed Cmos-current-mode-logic Circuts Based on Output Voltage Swing Considerations

Current-mode-logic circuits play an important role in the design of CMOS frequency synthesizers for modern wireless digital communication systems. They provide the building blocks for frequency dividers with input frequencies in the range of the desired carrier frequencies. In this communication we estimate the upper limit frequency as a function of the gate length using voltage swing considera...

متن کامل

Implementation of Multi-Valued Logic Gates Using Full Current-Mode CMOS Circuits

In this paper, a novel multi-valued logic gate set is designed by using only current-mode CMOS circuits. The gate set consists of min, max, inverter, literal, and cyclic operators based on a current-mode, versatile, novel threshold topology. They are shown to exhibit better static and dynamic behavior and consume less area compared to previous MVL design topologies and binary-logic counterparts...

متن کامل

Analog CMOS Low-Voltage Current-Mode Implementation of Digital Logic Gates

In this paper a new approach is introduced for implementing the basic logic functions using analog current-mode techniques. By expanding the logic functions in power series expressions, and using summers and multipliers, realization of the basic logic functions is simplified. To illustrate the proposed technique, a CMOS circuit for simultaneous realization of the logic functions NOT, OR, NAND a...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007